Show simple item record

dc.contributor.authorSvorenova, Mariaen_US
dc.contributor.authorCerna, Ivanaen_US
dc.contributor.authorBelta, Calinen_US
dc.coverage.spatialFlorence, ITALYen_US
dc.date.accessioned2018-07-13T15:26:25Z
dc.date.available2018-07-13T15:26:25Z
dc.date.issued2013-01-01
dc.identifierhttp://gateway.webofknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcApp=PARTNER_APP&SrcAuth=LinksAMR&KeyUT=WOS:000352223504076&DestLinkType=FullRecord&DestApp=ALL_WOS&UsrCustomerID=6e74115fe3da270499c3d65c9b17d654
dc.identifier.citationMaria Svorenova, Ivana Cerna, Calin Belta. 2013. "Optimal Control of MDPs with Temporal Logic Constraints." 2013 IEEE 52ND ANNUAL CONFERENCE ON DECISION AND CONTROL (CDC), pp. 3938 - 3943 (6).
dc.identifier.issn0743-1546
dc.identifier.urihttps://hdl.handle.net/2144/29851
dc.description.abstractIn this paper, we focus on formal synthesis of control policies for finite Markov decision processes with non-negative real-valued costs. We develop an algorithm to automatically generate a policy that guarantees the satisfaction of a correctness specification expressed as a formula of Linear Temporal Logic, while at the same time minimizing the expected average cost between two consecutive satisfactions of a desired property. The existing solutions to this problem are sub-optimal. By leveraging ideas from automata-based model checking and game theory, we provide an optimal solution. We demonstrate the approach on an illustrative example.en_US
dc.format.extent3938 - 3943 (6)en_US
dc.languageEnglish
dc.publisherIEEEen_US
dc.relation.ispartof2013 IEEE 52ND ANNUAL CONFERENCE ON DECISION AND CONTROL (CDC)
dc.subjectScience & technologyen_US
dc.subjectAutomation & control systemsen_US
dc.subjectEngineering, electrical & electronicen_US
dc.subjectAutomata theoryen_US
dc.subjectFormal verificationen_US
dc.subjectGame theoryen_US
dc.subjectMarkov processesen_US
dc.subjectOptimal controlen_US
dc.subjectTemporal logicen_US
dc.subjectCorrectness specificationen_US
dc.titleOptimal control of MDPs with temporal logic constraintsen_US
dc.typeArticleen_US
dc.identifier.doi10.1109/CDC.2013.6760491
pubs.elements-sourceweb-of-scienceen_US
pubs.notesEmbargo: Not knownen_US
pubs.organisational-groupBoston Universityen_US
pubs.organisational-groupBoston University, College of Engineeringen_US
pubs.organisational-groupBoston University, College of Engineering, Department of Mechanical Engineeringen_US
pubs.publication-statusPublisheden_US


This item appears in the following Collection(s)

Show simple item record