Playing with fire: transactional memory revisited for error-resilient and energy-efficient MPSoC execution
MetadataShow full item record
Citation (published version)Dimitra Papagiannopoulou, Andrea Marongiu, Tali Moreshet, Luca Benini, Maurice Herlihy, Iris Bahar. 2015. "Playing with Fire: Transactional Memory Revisited for Error-Resilient and Energy-Efficient MPSoC Execution." Great Lakes Symposium on VLSI - GLSVLSI. https://doi.org/10.1145/2742060.2742090
As silicon integration technology pushes toward atomic dimensions, errors due to static and dynamic variability are an increasing concern. To avoid such errors, designers often turn to "guardband" restrictions on the operating frequency and voltage. If guardbands are too conservative, they limit performance and waste energy, but less conservative guardbands risk moving the system closer to its Critical Operating Point (COP), a frequency-voltage pair that, if surpassed, causes massive instruction failures. In this paper, we propose a novel scheme that allows to dynamically adjust to an evolving COP and operate at highly reduced margins, while guaranteeing forward progress. Specifically, our scheme dynamically monitors the platform and adaptively adjusts to the COP among multiple cores, using lightweight checkpointing and roll-back mechanisms adopted from Hardware Transactional Memory (HTM) for error recovery. Experiments demonstrate that our technique is particularly effective in saving energy while also offering safe execution guarantees. To the best of our knowledge, this work is the first to describe a full-fledged HTM implementation for error-resilient and energy-efficient MPSoC execution.
RightsThis work was determined by OpenBU staff to be the final author draft submitted using a template provided by the Association for Computing Machinery. It appears in OpenBU under the auspices of Boston University's Open Access Policy. Please write to firstname.lastname@example.org with any questions.