Blonder, GregFulton, Theodore2019-07-092019-07-091990-06-261988-07-21Greg Blonder, Theodore Fulton. "Semiconductor integrated circuit chip-to-chip interconnection scheme." U.S. Patent 4,937,653-A.US-4937653-Ahttps://hdl.handle.net/2144/36281Integrated circuit chip-to-chip interconnections are made via gold pads on each chip that are bonded to corresponding gold pads on a silicon wafer chip carrier. The pads on the chips and/or the pads on the carrier are characterized by texturing (roughening) with a feature size of the order of a micrometer or less, so that each of the pads on the chip can be attached to each of the pads on the carrier by compression bonding at room temperature--i.e., cold-well bonding. In particular, the texturing of the gold pads on the silicon carrier is obtained by etching V-grooves locally on the surface of the underlying silicon carrier in the regions of the pads, thermally growing a silicon dioxide layer on the silicon carrier, and depositing the gold on the silicon dioxide layer.Patent421301